

## CMOS PHASE-LOCKED LOOPS

### FEATURES

- ◆ Very low power consumption – 70  $\mu$ W (typ) @  $f_o = 10$ kHz, 5Vdc
- ◆ Operating frequency range (no offset) – Up to 3MHz (typ) @ 10Vdc (4046B) Up to 4MHz (typ) @ 10Vdc (4446B)
- ◆ Low frequency drift – 0.04%/ $^{\circ}$ C (typ) @ 10Vdc
- ◆ Choice of two phase comparators:
  1. Exclusive-OR network
  2. Edge-controlled memory network with phase-pulse output for lock indication
- ◆ VCO Inhibit control for ON-OFF keying and ultra-low standby power consumption
- ◆ High VCO linearity 1% (typ)
- ◆ Source-follower output of VCO control input (Demodulator Output)
- ◆ Zener Diode to assist Supply Regulation


### APPLICATIONS

- ◆ FM demodulator and modulator
- ◆ Frequency synthesis and multiplication
- ◆ Frequency discriminator
- ◆ Data synchronization
- ◆ Voltage-to-frequency conversion
- ◆ Tone decoding
- ◆ FSK-Modems
- ◆ Signal conditioning

### DESCRIPTION

The 4046B and 4446B phase-locked loops contain two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common inputs. The Signal input can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator I (an exclusive-OR gate) provides a digital error signal  $PCI_{out}$ , and maintains  $90^{\circ}$  phase shift at the center frequency between Signal and Comparator inputs (both at 50% duty cycle). Phase comparator II (with leading edge sensing logic) provides digital error signals  $PCI_{out}$  and Phase Pulses, and maintains a  $0^{\circ}$  phase shift between input signals (duty cycle is immaterial). The linear VCO produces an output signal  $VCO_{out}$  whose frequency is determined by the voltage of input  $VCO_{in}$  and the capacitor and resistors connected to pins C1A, C1B, R1, and R2. The source follower output, Demod Out, with an external resistor is used where the  $VCO_{in}$  signal is needed but no loading can be tolerated. The inhibit input  $Inh$ , when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

### CONNECTION DIAGRAM (all packages)



#### Add suffix for package:

|   |                |
|---|----------------|
| C | 16-pin Cerdip  |
| D | 16-pin Ceramic |
| E | 16-pin Epoxy   |
| F | 16-pin Flat    |
| H | Chip           |

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

|                       |                   |             |              |
|-----------------------|-------------------|-------------|--------------|
| DC Supply Voltage     | $V_{DD} - V_{SS}$ | 3 to 15     | Vdc          |
| Operating Temperature | $T_A$             |             |              |
| C, D, F, H Device     |                   | -55 to +125 | $^{\circ}$ C |
| E Device              |                   | -40 to +85  | $^{\circ}$ C |

### BLOCK DIAGRAM




Fig. 1

### VCO SECTION

The VCO requires one external capacitor (C1) and one to two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ( $10^{12}\Omega$ ) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULA-

TOR OUTPUT). If this terminal is used, a load resistor ( $R_S$ ) of  $50k\Omega$  or more should be connected from this terminal to  $V_{SS}$ . If unused, this terminal should be left open. The VCO can be connected directly or through frequency dividers to the comparator input of the phase comparators. A full CMOS logic swing is available at the output of the VCO. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

### PHASE COMPARATORS

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [ logic "0"  $\leq 30\%$  ( $V_{DD}-V_{SS}$ ), logic "1"  $\geq 70\%$  ( $V_{DD}-V_{SS}$ )]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input.

Phase comparator I is an exclusive-OR network; it operates analogously to an over-driven balanced mixer. To maximize the lock range, the signal and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to  $V_{DD}/2$ . The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency ( $f_0$ ).

The frequency range of input signals on which the PLL will lock, if it was initially out of lock, is defined as the frequency capture range ( $2f_c$ ).

The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range ( $2f_L$ ). The capture range can not exceed the lock range.

With phase comparator I, the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal.

One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between  $0^\circ$  and  $180^\circ$ , and is  $90^\circ$  at the center frequency. Figure 2 shows the (typical) triangular phase-to-output response characteristic of phase-comparator I. Typical waveforms for a CMOS phase-locked-loop employing phase comparator I in locked condition is shown in Figure 3.




Fig. 2 – Phase-comparator I characteristics at low-pass filter output.




Fig. 3 – Typical waveforms employing phase comparator I in locked condition




Fig. 4 — Typical waveforms employing phase comparator II in locked condition.

Phase-comparator II is an edge-controlled digital memory network. It consists of several flip-flop stages, control gating, and a three state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON, they pull the output up to  $V_{DD}$  or down to  $V_{SS}$ , respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point, both p- and n-type output

drivers remain OFF. Thus, the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover, the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle.

It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Figure 4 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.







## DESIGN INFORMATION

This information is a guide for approximating the values of external components for the 4046B and 4446B in a Phase-Locked Loop system. The selected external components must be within the following ranges:

$$R_1, R_2 \geq 2k\Omega, R_S \geq 10k\Omega$$

$$C_1 \geq 15pF$$

In addition to the given design information refer to Figure 5 for R1, R2, and C1 component selections.

| CHARACTERISTICS                           | USING PHASE COMPARATOR I                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | USING PHASE COMPARATOR II                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |
|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                           | VCO WITHOUT OFFSET<br>$R_2 = \infty$                                                                                                           | VCO WITH OFFSET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | VCO WITHOUT OFFSET<br>$R_2 = \infty$                                                                                                                                                                                                          | VCO WITH OFFSET                                                                                                                                                                                                                                                                                                                           |
| VCO Frequency                             |                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                             |                                                                                                                                                                                                                                                        |
| For No Signal Input                       | VCO in PLL system will adjust to center frequency, $f_0$                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | VCO in PLL system will adjust to lowest operating frequency, $f_{min}$                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                           |
| Frequency Lock Range, $2f_L$              | $2f_L = \text{full VCO frequency range}$<br>$2f_L = f_{max} - f_{min}$                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |
| Frequency Capture Range, $2f_C$           |  $2f_C \approx \frac{1}{\pi} \sqrt{\frac{2\pi f_L}{\tau_1}}$ |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | $f_C = f_L$                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |
| Loop Filter Component Selection           |  <p>For <math>2f_C</math>, see Ref.</p>                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |
| Phase Angle between Signal and Comparator | $90^\circ$ at center frequency ( $f_0$ ), approximating $0^\circ$ and $180^\circ$ at ends of lock range ( $2f_L$ )                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Always $0^\circ$ in lock                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |
| Locks on Harmonics of Center Frequency    | Yes                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |
| Signal Input Noise Rejection              | High                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Low                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |
| VCO Component Selection                   | <ul style="list-style-type: none"> <li>Given: <math>f_0</math></li> <li>Use <math>f_0</math> with Fig.5a to determine R1 and C1</li> </ul>     | <ul style="list-style-type: none"> <li>Given: <math>f_0</math> and <math>f_L</math></li> <li>Calculate <math>f_{min}</math> from the equation<br/><math>f_{min} = f_0 - f_L</math></li> <li>Use <math>f_{min}</math> with Fig. 5b to determine R2 and C1</li> <li>Calculate <math>\frac{f_{max}}{f_{min}}</math> from the equation<br/><math>\frac{f_{max}}{f_{min}} = \frac{f_0 + f_L}{f_0 - f_L}</math></li> <li>Use <math>\frac{f_{max}}{f_{min}}</math> with Fig.5c to determine ratio R2/R1 to obtain R1</li> </ul> | <ul style="list-style-type: none"> <li>Given: <math>f_{max}</math></li> <li>Calculate <math>f_0</math> from the equation<br/><math>f_0 = \frac{f_{max}}{2}</math></li> <li>Use <math>f_0</math> with Fig.5a to determine R1 and C1</li> </ul> | <ul style="list-style-type: none"> <li>Given: <math>f_{min}</math> &amp; <math>f_{max}</math></li> <li>Use <math>f_{min}</math> with Fig.5b to determine R2 and C1</li> <li>Calculate <math>\frac{f_{max}}{f_{min}}</math></li> <li>Use <math>\frac{f_{max}}{f_{min}}</math> with Fig.5c to determine ratio R2/R1 to obtain R1</li> </ul> |

REF. G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

ELECTRICAL CHARACTERISTICS <sup>1</sup>

| PARAMETER                | V <sub>DD</sub><br>(Vdc) | CONDITIONS                                                                                                                                                                 | T <sub>LOW</sub> <sup>2</sup> |      | +25°C |      |      | T <sub>HIGH</sub> <sup>2</sup> |      | Units            |
|--------------------------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|------|-------|------|------|--------------------------------|------|------------------|
|                          |                          |                                                                                                                                                                            | Min.                          | Max. | Min.  | Typ. | Max. | Min.                           | Max. |                  |
| QUIESCENT DEVICE CURRENT | I <sub>DD</sub>          | Inhibit = V <sub>DD</sub><br>Signal Input = V <sub>DD</sub>                                                                                                                | 5                             | 5    | —     | 0.05 | 5    | —                              | 150  | μA <sub>dc</sub> |
|                          |                          |                                                                                                                                                                            | 10                            | 10   | —     | 0.01 | 10   | —                              | 300  |                  |
|                          |                          |                                                                                                                                                                            | 15                            | 20   | —     | 0.2  | 20   | —                              | 600  |                  |
| TOTAL POWER DISSIPATION  | P <sub>T</sub>           | Inh = V <sub>SS</sub> ,<br>VCO <sub>IN</sub> = $\frac{V_{DD}}{2}$<br>f <sub>o</sub> = 10kHz, <sup>2</sup><br>C <sub>L</sub> = 15pF<br>R1 = 1MΩ,<br>R2 = R <sub>S</sub> = ∞ | 5                             | —    | —     | 0.07 | —    | —                              | —    | mW               |
|                          |                          |                                                                                                                                                                            | 10                            | —    | —     | 0.6  | —    | —                              | —    |                  |
|                          |                          |                                                                                                                                                                            | 15                            | —    | —     | 2.4  | —    | —                              | —    |                  |

NOTES: <sup>1</sup> Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

<sup>2</sup> T<sub>LOW</sub> = -55°C for C, D, F, H device.  
= -40°C for E device.

T<sub>HIGH</sub> = +125°C for C, D, F, H device.  
= + 85°C for E device.

| PARAMETER                   | CONDITIONS                                                                                                                                       | V <sub>DD</sub>                               | 25°C    |                                               |         | UNIT |     |     |          |     |
|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|---------|-----------------------------------------------|---------|------|-----|-----|----------|-----|
|                             |                                                                                                                                                  |                                               | Min.    | Typ.                                          | Max.    |      |     |     |          |     |
| <b>VCO SECTION</b>          |                                                                                                                                                  |                                               |         |                                               |         |      |     |     |          |     |
| MAXIMUM OPERATING FREQUENCY | f <sub>max</sub>                                                                                                                                 | R2 = ∞<br>VCO <sub>IN</sub> = V <sub>DD</sub> | R1 C1   | 5                                             | 0.5     | 0.8  | —   | MHz |          |     |
|                             |                                                                                                                                                  |                                               |         |                                               |         |      |     |     | 10k 50pF | 10  |
|                             |                                                                                                                                                  |                                               | 5k 50pF | 5                                             | 0.6     | 1.0  | —   | MHz |          |     |
|                             |                                                                                                                                                  |                                               |         | 10                                            | 1.4     | 2.1  | —   |     |          |     |
|                             |                                                                                                                                                  |                                               |         | 15                                            | 1.8     | 2.7  | —   |     |          |     |
|                             |                                                                                                                                                  |                                               | 4446B   | R2 = ∞<br>VCO <sub>IN</sub> = V <sub>DD</sub> | R1 C1   | 5    | 0.7 | 1.0 | —        | MHz |
|                             |                                                                                                                                                  |                                               |         |                                               |         |      |     |     |          |     |
|                             |                                                                                                                                                  |                                               |         |                                               | 5k 50pF | 5    | 0.9 | 1.3 | —        | MHz |
|                             |                                                                                                                                                  |                                               |         |                                               |         | 10   | 1.9 | 2.9 | —        |     |
|                             |                                                                                                                                                  |                                               | 2k 50pF | 5                                             | —       | 1.8  | —   | MHz |          |     |
| 10                          | —                                                                                                                                                | 3.9                                           |         | —                                             |         |      |     |     |          |     |
| 15                          | —                                                                                                                                                | 5.4                                           |         | —                                             |         |      |     |     |          |     |
| LINEARITY                   | R2 = ∞<br>VCO <sub>IN</sub> = 2.5±0.3V,<br>R1 ≥ 10kΩ<br>VCO <sub>IN</sub> = 5.0±2.5V,<br>R1 ≥ 400kΩ<br>VCO <sub>IN</sub> = 7.5±5.0V,<br>R1 ≥ 1MΩ | 5                                             | —       | 1                                             | —       | %    |     |     |          |     |
|                             |                                                                                                                                                  | 10                                            | —       | 1                                             | —       |      |     |     |          |     |
|                             |                                                                                                                                                  | 15                                            | —       | 1                                             | —       |      |     |     |          |     |

## ELECTRICAL CHARACTERISTICS (Continued)

| PARAMETER                             | CONDITIONS                           | V <sub>DD</sub>                                                                                                             | +25°C                 |                 |                   | UNIT               |        |    |
|---------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|-----------------------|-----------------|-------------------|--------------------|--------|----|
|                                       |                                      |                                                                                                                             | Min.                  | Typ.            | Max.              |                    |        |    |
| <b>VCO SECTION (Continued)</b>        |                                      |                                                                                                                             |                       |                 |                   |                    |        |    |
| TEMPERATURE-FREQUENCY STABILITY       | No Offset                            | R2 = ∞                                                                                                                      | 5                     | —               | 0.12-0.24         | —                  | % / °C |    |
|                                       |                                      |                                                                                                                             | 10                    | —               | 0.04-0.08         | —                  |        |    |
|                                       |                                      |                                                                                                                             | 15                    | —               | 0.015-0.03        | —                  |        |    |
|                                       | With Offset                          | R2 ≤ 10X R1                                                                                                                 | 5                     | —               | 0.06-0.12         | —                  | % / °C |    |
|                                       |                                      |                                                                                                                             | 10                    | —               | 0.05-0.1          | —                  |        |    |
|                                       |                                      |                                                                                                                             | 15                    | —               | 0.03-0.06         | —                  |        |    |
| INPUT RESISTANCE (VCO <sub>IN</sub> ) | R <sub>IN</sub>                      | 5, 10, 15                                                                                                                   | —                     | 10 <sup>6</sup> | —                 | MΩ                 |        |    |
| OUTPUT DUTY CYCLE                     |                                      | All valid input combinations and voltages                                                                                   | —                     | 50              | —                 | %                  |        |    |
| OUTPUT TRANSITION TIME                | t <sub>TLH</sub> , t <sub>THL</sub>  | C <sub>L</sub> = 50pF                                                                                                       | 5                     | —               | 100               | 200                | ns     |    |
|                                       |                                      |                                                                                                                             | 10                    | —               | 50                | 100                |        |    |
|                                       |                                      |                                                                                                                             | 15                    | —               | 40                | 80                 |        |    |
| <b>PHASE COMPARATORS</b>              |                                      |                                                                                                                             |                       |                 |                   |                    |        |    |
| INPUT RESISTANCE                      | Signal Input                         | R <sub>IN</sub>                                                                                                             | 5<br>10<br>15         | 1<br>0.2<br>0.1 | 3<br>0.7<br>0.3   | —                  | MΩ     |    |
|                                       | Comparator Input                     | R <sub>IN</sub>                                                                                                             | 5, 10, 15             | —               | 10 <sup>6</sup>   | —                  |        |    |
| AC-COUPLED INPUT SENSITIVITY          | Signal Input                         | V <sub>IN</sub>                                                                                                             | 5<br>10<br>15         | —<br>—<br>—     | 200<br>400<br>700 | 400<br>800<br>1400 | mV     |    |
| OUTPUT TRANSITION TIME                | PCI, PCII Outputs                    | t <sub>TLH</sub> , t <sub>THL</sub>                                                                                         | C <sub>L</sub> = 50pF | 5               | —                 | 100                | 200    | ns |
|                                       |                                      |                                                                                                                             |                       | 10              | —                 | 50                 | 100    |    |
|                                       |                                      |                                                                                                                             |                       | 15              | —                 | 40                 | 80     |    |
|                                       | Phase Pulses Output                  | t <sub>TLH</sub> , t <sub>THL</sub>                                                                                         | 5<br>10<br>15         | —<br>—<br>—     | 130<br>65<br>50   | 260<br>130<br>100  | ns     |    |
| <b>DEMODULATOR OUTPUT</b>             |                                      |                                                                                                                             |                       |                 |                   |                    |        |    |
| OFFSET VOLTAGE                        | VCO <sub>IN</sub> - V <sub>DEM</sub> | R <sub>S</sub> ≥ 50kΩ                                                                                                       | 5<br>10<br>15         | —<br>—<br>—     | 1.4<br>1.6<br>1.8 | 2.2<br>2.2<br>2.2  | Vdc    |    |
| LINEARITY                             |                                      | R <sub>S</sub> ≥ 50kΩ<br>VCO <sub>IN</sub> = 2.5 ± 0.3V<br>VCO <sub>IN</sub> = 5.0 ± 2.5V<br>VCO <sub>IN</sub> = 7.5 ± 5.0V | 5<br>10<br>15         | —<br>—<br>—     | 0.1<br>0.6<br>0.8 | —<br>—<br>—        | %      |    |
| <b>ZENER DIODE</b>                    |                                      |                                                                                                                             |                       |                 |                   |                    |        |    |
| ZENER VOLTAGE                         | V <sub>Z</sub>                       | I <sub>Z</sub> = 50μA                                                                                                       | —                     | 6.3             | 7.0               | 7.7                | V      |    |
| DYNAMIC RESISTANCE                    | R <sub>Z</sub>                       | I <sub>Z</sub> = 1mA                                                                                                        | —                     | —               | 100               | —                  | Ω      |    |




Fig. 5 (a) Typical center frequency ( $f_0$ ) vs  $C1$  ( $R2 = \infty$ ,  $V_{COIN} = \frac{V_{DD}}{2}$ ,  $T_A = 25^\circ C$ )




Fig. 5 (b) Typical frequency offset vs  $C1$  ( $V_{COIN} = V_{SS}$ ,  $T_A = 25^\circ C$ )




Fig. 5 (c) Typical  $f_{max}/f_{min}$  vs  $R2/R1$




Fig. 6 (a) - Typical VCO power dissipation at center frequency vs R1.




Fig. 6 (b) - Typical VCO power dissipation at  $f_{min}$  vs R2.




Fig. 6 (c) - Typical source follower power dissipation vs  $R_S$ .

NOTE: To obtain approximate total power dissipation of PLL system for no-signal input

$$P_D (\text{Total}) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S)$$

- Phase Comparator I

$$P_D (\text{Total}) = P_D (f_{MIN})$$

- Phase Comparator II




Fig. 7 - Typical lock range vs signal input amplitude





Fig. 8(a, b) - Typical VCO linearity vs R1 and C1